+86 21 34616270
info@sitchip.com
徐汇区裕德路168号徐汇商务大厦619室
  • 关于芯桥
  • 新闻
  • 解决方案
  • 产品
    • Synopsys
      • Galaxy平台
      • Design Ware IP
      • Discovery平台
      • System-level Design & Analysis
    • CEVA
    • Arteris
    • VeriSilicon
    • Vivante
    • SILEXICA
  • 服务与培训
    • 专业服务
    • 培训安排
  • 合作伙伴
    • Synopsys
    • CEVA
    • Arteris
    • VeriSilicon
    • Vivante
    • SILEXICA
  • 人才招聘
  • 联系我们
  • About SIT

X1622

首页 产品 CEVA DSP Cores X Family X1622

CEVA-X1622 DSP core for Audio, Voice, Video, Imaging and Baseband Applications

ceva_X

CEVA-X1620 and CEVA-X1622CEVA-X1620 and CEVA-X1622

The CEVA-X family of cores is based on a unique mix of Very Long Instruction Word (VLIW) and Single Instruction Multiple Data (SIMD)architectures. The VLIW architecture allows a high level of concurrent instructions processing, thereby providing extended parallelism and low power consumption. The SIMD architecture allows single instructions to operate on multiple data elements, thereby resulting in code size reduction and increased performance. This processor family offers best-in-class performance, scalability, ease of programmability at the C level, and the flexibility to support a wide variety of applications. The CEVA-X family offers an architectural framework from which multiple DSP designs are derived. Each DSP design is aimed to serve different application needs characterized by performance, power consumption, and cost.

 

The CEVA-X1622: The smallest footprint CEVA-X processor offering the optimal performance versus cost ratio. The dual MAC, 8-way VLIW CEVA-X1622 DSP core is the most cost-effective member of the CEVA-X family offering the smallest footprint and the best cost versus performance tradeoff.

CEVA-X1622 Target Applications

Target applications for the CEVA-X1622 include audio, voice, video, and image processing; also 2.5G/3G baseband processing for various markets.

Features Benefits
Advanced VLIW + SIMD architecture offering very high ILP (Instruction Level Parallelism)

  • 16 SIMD operations per cycle
  • Up to 8 simultaneous instructions
Optimal for demanding DSP applications in various markets
High performance

  • 1GHz @ 40nm G
  • 9-Stage pipeline
  • Dual 16-bit fixed-point MACs
  • Variable 16/32-bit instructions
Meets the exacting requirements of next generation SoCs
Easy software development

  • Advanced IDE
  • Optimizing C compiler
  • Cycle-accurate simulation and graphical profiling of the entire DSP sub-system
  • Macro assembler, linker, and GUI debugger
  • RTOS
  • Smooth migration path from off the-shelf ASSPs
  • MATLAB bi-directional connectivity (optional)
Smooth C-level software development and easy integration into the target SoC reduces risk and time-to-market
Open architecture and standardized APIs Additional software components can be easily developed or licensed through CEVA’s partners
Used to power the CEVA-MM2000multimedia platform The fully-programmable CEVA-MM2000provides a complete multimedia solution – Audio, Video, Imaging, Voice – allowing cost-effective deployment of new products and differentiation through software
…and many more – Download the CEVA-X1622 Product Brief for more information

Architectural Highlights

The CEVA-X1622 is a high-performance, low-power, fully synthesizable DSP with a 16-bit data width and dual 16-bit fixed-point MAC units.

The CEVA-X1622 is based on a unique mix of Very Long Instruction Word (VLIW) and Single Instruction Multiple Data (SIMD) architectures. The VLIW architecture allows a high level of concurrent instructions processing, thereby providing extended parallelism and low power consumption. The SIMD architecture allows single instructions to operate on multiple data elements, thereby resulting in code size reduction and increased performance.

In addition to DSP operations, the CEVA-X1622 provides strong support for control code, thereby reducing cycle count and program size associated with control and overhead code:

  • All instructions are conditional with a predication mechanism
  • Rich instruction set for bit manipulation
  • Branch prediction
  • Zero overhead loops
  • … and more…

Advanced data memory subsystem supporting configurable-size L1 data space, a separate AHB-Lite system bus, and a programmable DMA supporting up to 4GB of addressing space. Similarly, the program memory subsystem supports configurable-size L1 program space, TCM memory and instruction cache. Using a separate AHB-Lite system bus and a programmable DMA, these can be extended up to 4GB in L2.

Codecs available directly from CEVA include:

Vocoders Audio decoders Audio encoders Video decoders Video encoder Imaging
G.723 MP3 MP3 H.264 BP H.264 BP JPEG decoder
G.729 MPEG4 AAC-LC MPEG4 AAC-LC H.264 MP MPEG4 SP JPEG encoder
G.729.1 HE-AAC V1 HE-AAC V1 MPEG4 SP
G.711 HE-AAC V2 MPEG4 ASP
G.726 WMA9 RealVideo
G.727 WMA10
G.168 RealAudio 8
G.161 RealAudio 9
iLBC RealAudio 10
AMR-NB Dolby Digital (AC3)
HR
FR
AMR-WB
EVRC
EVRC-B
EVRC-C
QCELP
SMV

 

近期文章

  • Synopsys推进虚拟原型技术可支持系统和半导体供应链合作缔造下一代SoC
  • 展讯公司采用Synopsys的ZeBu Server硬件加速器作为其高级移动SoC的标准化开发平台
  • Socionext使用Synopsys TetraMAX II加快测试向量生成并降低测试成本
  • 2016 Synopsys SNUG China(上海站)五月隆重开幕【欢迎报名】
  • Silexica 诚邀您共同迎接多核技术挑战
  • Synopsys SIT Silicon to Software成都研讨会
  • Synopsys推出高性能嵌入式视觉处理器IP
  • Ramon 公司采用CEVA DSP 核 设计空间应用抗核辐照高性能并行处理器
  • Synopsys推出高性能嵌入式视觉处理器IP
  • 新思科技Synopsys虚拟原型设计专著发行超3000本,读者覆盖超1000家公司


上海芯桥信息技术有限公司 SiT (Shanghai) Co., LTD
沪ICP备12038304号