+86 21 34616270
info@sitchip.com
徐汇区裕德路168号徐汇商务大厦619室
  • 关于芯桥
  • 新闻
  • 解决方案
  • 产品
    • Synopsys
      • Galaxy平台
      • Design Ware IP
      • Discovery平台
      • System-level Design & Analysis
    • CEVA
    • Arteris
    • VeriSilicon
    • Vivante
    • SILEXICA
  • 服务与培训
    • 专业服务
    • 培训安排
  • 合作伙伴
    • Synopsys
    • CEVA
    • Arteris
    • VeriSilicon
    • Vivante
    • SILEXICA
  • 人才招聘
  • 联系我们
  • About SIT

Arteris FlexNoC Resilience Package IP

首页 产品 Arteris Arteris Products Arteris FlexNoC Resilience Package IP

The Arteris FlexNoC Resilience Package is a complementary product to Arteris FlexNoC fabric IP. It implements hardware resilience features essential for systems-on-chip (SoCs) targeted for mission-critical uses, such as those requiring ISO 26262 / ASIL (automotive) or IEC 61508 compliance. It is the only commercial SoC fabric IP product with built-in support for ARM® Cortex®-R5 and Cortex-R7 processor port checking.

Download Tech Paper

Advanced features include:

  • ARM® Cortex®-R5 and Cortex-R7 processor port checking
  • Hardware duplication and redundancy
  • Custom ECC and parity generation and checking
  • Packet validity checking
  • Transaction timeout
  • Control register parity checking
  • Fault control and reporting

Why FlexNoC Resilience Package?

End-to-end data and control protection

Currently developed systems-on-chip for safety-related applications in the automotive, industrial and medical markets use CPU cores like the ARM Cortex-R5 and Cortex-R7 processors. These types of CPU core IP implement techniques like ECC and parity data protection, dual-core lockstep (DCLS) redundancy, duplicated internal memories, safety checkers, and built-in self-tests (BIST). However, this CPU-only approach neglects to provide end-to-end protection from initiator to target. The FlexNoC Resilience Package enables the implementation of data protection and control features like these within the on-chip interconnect fabric.

Download Product Brief 

Easy implementation

Implementation does not require replacing an existing FlexNoC interconnect. In fact, it is possible and often desirable to partition an existing SoC design into portions that have data protection enabled, and those that do not.

Built-in support for ARM Cortex-R5 and Cortex-R7 processors

The Arteris FlexNoC Resilience Package is the only IP fabric that provides the out-of-the-box support for Cortex-R5 and Cortex–R7 Processor Port Checking.

Learn more about the FlexNoC Resilience Package

Click here to download the FlexNoC Resilience Package Product Brief.

Click here to download the FlexNoC Resilience Package Technical Paper.

近期文章

  • Synopsys推进虚拟原型技术可支持系统和半导体供应链合作缔造下一代SoC
  • 展讯公司采用Synopsys的ZeBu Server硬件加速器作为其高级移动SoC的标准化开发平台
  • Socionext使用Synopsys TetraMAX II加快测试向量生成并降低测试成本
  • 2016 Synopsys SNUG China(上海站)五月隆重开幕【欢迎报名】
  • Silexica 诚邀您共同迎接多核技术挑战
  • Synopsys SIT Silicon to Software成都研讨会
  • Synopsys推出高性能嵌入式视觉处理器IP
  • Ramon 公司采用CEVA DSP 核 设计空间应用抗核辐照高性能并行处理器
  • Synopsys推出高性能嵌入式视觉处理器IP
  • 新思科技Synopsys虚拟原型设计专著发行超3000本,读者覆盖超1000家公司


上海芯桥信息技术有限公司 SiT (Shanghai) Co., LTD
沪ICP备12038304号