+86 21 34616270
info@sitchip.com
徐汇区裕德路168号徐汇商务大厦619室
  • 关于芯桥
  • 新闻
  • 解决方案
  • 产品
    • Synopsys
      • Galaxy平台
      • Design Ware IP
      • Discovery平台
      • System-level Design & Analysis
    • CEVA
    • Arteris
    • VeriSilicon
    • Vivante
    • SILEXICA
  • 服务与培训
    • 专业服务
    • 培训安排
  • 合作伙伴
    • Synopsys
    • CEVA
    • Arteris
    • VeriSilicon
    • Vivante
    • SILEXICA
  • 人才招聘
  • 联系我们
  • About SIT

Software Development Tools

首页 产品 CEVA Development Environment Software Development Tools

A Complete Set of Development, Debug, and Optimization Tools

CEVA-toolbox_logoCEVA’s Development Environment provides all of the Software, Hardware, and System Modeling tools required to deliver success.

The CEVA-Toolbox™ provides a Software Development Framework for CEVA DSP Cores. The CEVA-Toolbox includes a complete set of development, debug, and optimization tools for each of CEVA’s DSP product families. All of these tools can be operated and configured via the integrated development environment (IDE) using a Graphic User Interface, supporting the user through his entire embedded application development flow.

 

CEVA-ToolboxCEVA-Toolbox

 

Leveraging nearly 20 years of experience in developing Software Development tools and platforms for DSP cores, the CEVA-Toolbox development framework offers the most advanced set of features for DSP and embedded processor development. The combination of CEVA-Toolbox and CEVA’s state-of-the-art DSP core architectures ensures ease of programmability and optimal performance. By offering a fully integrated development platform with advanced graphical interfaces and highly efficient support for C-level programming, CEVA-Toolbox minimizes the requirement for DSP architecture-specific knowledge, thereby reducing risk and significantly speeding time-to-market.

The CEVA-Toolbox also features an innovative Application Optimizer – an integrated optimizing tool-chain focused on pure-C level application optimization for DSP applications. The end result is a complete, end-to-end C-level software development flow significantly improving application performance and reducing time-to-market of DSP-based SoCs.

Integrated ToolchainApplication Optimizer

Integrated Toolchain

Integrated Development Environment (IDE): A development framework for developing software applications for all CEVA-DSP Cores, including:

  • A fully-featured editor
  • Complete software development tools connectivity
  • Project management, including project space for multiple projects and a project tree
  • Project settings of the various tools;
  • Configuration management support
  • Script interpreter support for automation of build and test processes

C Compiler: State-of-the-art compiler technology targeting modern embedded processors:

  • Optimized specifically for CEVA DSP core architectures
  • Large set of cycle count and code size optimization levels that can be intermixed for size vs. speed tradeoffs
  • Dedicated support for advanced DSP mechanisms such as: VLIW, Vector, SIMD, conditional code, and more
  • Equipped with a complete set of architecture specific extensions to allow reaching optimal performance in C level

Debugger: Advanced fully featured Debugger including:

  • Integrated instruction level and cycle accurate simulation capabilities
  • Full memory subsystem visualization, simulation and profiling support
  • Multiple emulation modes, including on-the-fly connection
  • Multi-core debug support
  • MATLAB connectivity (optional) – allowing easy algorithm migration and testing
  • Extensive scripting capabilities
  • Run-time violation detection
  • Modular, open architecture including user-customization

Assembler

  • Powerful C-like operators, directives, and numeric expressions support; Modular programming capabilities;
  • Complete core-specific architectural restriction-checking and correction;
  • Rich set of directives and operators

Optimizing Linker

  • Modular and flexible mapping capabilities to precisely match the designer’s system architecture;
  • Rich set of directives and operators
  • Post-Linker Optimizer allowing application level improvements automatically

近期文章

  • Synopsys推进虚拟原型技术可支持系统和半导体供应链合作缔造下一代SoC
  • 展讯公司采用Synopsys的ZeBu Server硬件加速器作为其高级移动SoC的标准化开发平台
  • Socionext使用Synopsys TetraMAX II加快测试向量生成并降低测试成本
  • 2016 Synopsys SNUG China(上海站)五月隆重开幕【欢迎报名】
  • Silexica 诚邀您共同迎接多核技术挑战
  • Synopsys SIT Silicon to Software成都研讨会
  • Synopsys推出高性能嵌入式视觉处理器IP
  • Ramon 公司采用CEVA DSP 核 设计空间应用抗核辐照高性能并行处理器
  • Synopsys推出高性能嵌入式视觉处理器IP
  • 新思科技Synopsys虚拟原型设计专著发行超3000本,读者覆盖超1000家公司


上海芯桥信息技术有限公司 SiT (Shanghai) Co., LTD
沪ICP备12038304号