+86 21 34616270
info@sitchip.com
徐汇区裕德路168号徐汇商务大厦619室
  • 关于芯桥
  • 新闻
  • 解决方案
  • 产品
    • Synopsys
      • Galaxy平台
      • Design Ware IP
      • Discovery平台
      • System-level Design & Analysis
    • CEVA
    • Arteris
    • VeriSilicon
    • Vivante
    • SILEXICA
  • 服务与培训
    • 专业服务
    • 培训安排
  • 合作伙伴
    • Synopsys
    • CEVA
    • Arteris
    • VeriSilicon
    • Vivante
    • SILEXICA
  • 人才招聘
  • 联系我们
  • About SIT

TeakLite-II

首页 产品 CEVA DSP Cores TeakLite Family TeakLite-II

DSP Core for High-Volume, Cost-Sensitive Audio, Voice, and Baseband Applications

CEVA_teakliteIIThe CEVA-TeakLite Family of DSP cores is designed to address the needs of high volume, cost-sensitive markets. Founded on a classic memory-based Harvard architecture, the CEVA-TeakLite family combines small die size, excellent code density, and high processing power.

 

CEVA-TeakLite-II block diagramCEVA-TeakLite-II block diagram

The second generation member of the CEVA-TeakLite family, the CEVA-TeakLite-II is a low-power, single MAC, 16-bit, 4-stage pipeline, fixed-point DSP core that has been specifically designed to be embedded in highly-integrated System-on-Chip (SoC) devices. The CEVA-TeakLite-II, is a fully synthesizable (soft core), process-independent design that allows the SoC designer to select the optimal implementation in terms of silicon area, power consumption, and operating frequency. Its small silicon footprint and low power make it ideal for cost-sensitive applications like low cost phones (cordless, wireless, VoIP), hands-free car kits, and headsets.

 

CEVA-TeakLite-II Supporting Deliverables

CEVA-TeakLite-II deliverables include a complete implementation along with associated hardware and software development tools and verification and simulation environments. CEVA-TeakLite-II designs can also be implemented in an FPGA for prototyping and system integration.

The CEVA-TeakLite-II is also backed up by a wealth of software and algorithms. To further reduce the cost, complexity, and risk in bringing products to market, CEVA has established an ecosystem of partners who provide application software, reference designs, complementary IP, design services, and complete solutions based on CEVA’sDSP cores and Platform and Solutions. Visit our CEVAnet Partners page for more information.

CEVA-TeakLite-ll Target Applications

Target applications for the CEVA-TeakLite-II and Xpert-TeakLite-II sub-system include audio, voice, 2G/2.5G wireless baseband, Power Line Communications (PLC), VoIP, and other signal processing for mobile computing devices, wireless handsets, portable media players, hard disk drives, optical drives, and more.

Features Benefits
High performance

  • 620MHz @ 40nm G
high performance makes the CEVA-TeakLite-ll applicable to multiple application domains from audio and voice to baseband
Native 16-bit

  • Single-cycle 16×16-bit multiplier with double precision support
  • 36-bit ALU
  • Multiple 36-bit accumulation registers
Efficient signal processing, supported by a broad range of fully-certified voice and audio codecs
Easy software development

  • Optimizing C compiler
  • Cycle-accurate simulation and graphical profiling of the entire DSP sub-system
  • Macro assembler, linker, and GUI debugger
  • Tight MATLAB bi-directional connectivity (optional)
Smooth C-level software development and easy integration into target SoC reduces risk and time-to-market
…and many more – Download the CEVA-TeakLite-II Product Brief for more information
 

Architectural Highlights

Based on a 16×16-bit multiplier, the CEVA-TeakLite-ll can perform a Multiply-Accumulate (MAC) operation in a single cycle. The CEVA-TeakLite-ll also offers:

  • Up to 1MW program memory and 1MW data memory (16-bit words)
  • Two parallel 16-bit transfers to/from data memory
  • A 36-bit Arithmetic Logic Unit (ALU)
  • A 36-bit barrel-shifter
  • Four independent 36-bit accumulators
  • Automatic saturation on overflow
  • See the CEVA-TeakLite-ll Product Brief for more information

The CEVA-TeakLite-ll supports an advanced set of digital signal processing instructions as well as general-purpose microprocessor instructions. The CEVA-TeakLite-ll’s instruction set and programming model are designed for the straightforward generation of compact and efficient code composed of only 16-bit wide instructions.

Support for up to 1MW (16-bit words) of program memory means that the CEVA-TeakLite-II can efficiently handle the large programs that are required when the core is used to handle both DSP and control functions. Similarly, support for up to 1MW (16-bit words) of data memory means that the CEVA-TeakLite-II can handle and process large data buffers. Dedicated mechanisms are implemented to support Real-Time Operating System (RTOS) requirements, such as nested loops and wide Automatic Context Switching.

The CEVA-TeakLite-ll is binary compatible with its predecessor, the widely adopted CEVA-TeakLite DSP core. This allows new designs to leverage existing applications and a large installed base of software; it also makes it easy for existing designs to be migrated to a higher performance core.

Codecs Available

Codecs available directly from CEVA include:

Vocoders Audio decoders Audio encoders
G.723 MP3 MP3
G.729 MPEG4 AAC-LC MPEG4 AAC-LC
G.711 HE-AAC V1 HE-AAC V1
G.726 WMA8 SBC
G.727 SBC
G.168 Dolby Digital (AC3)
G.161 xxxxx
AMR-NB
HR
FR
AMR-WB

 

近期文章

  • Synopsys推进虚拟原型技术可支持系统和半导体供应链合作缔造下一代SoC
  • 展讯公司采用Synopsys的ZeBu Server硬件加速器作为其高级移动SoC的标准化开发平台
  • Socionext使用Synopsys TetraMAX II加快测试向量生成并降低测试成本
  • 2016 Synopsys SNUG China(上海站)五月隆重开幕【欢迎报名】
  • Silexica 诚邀您共同迎接多核技术挑战
  • Synopsys SIT Silicon to Software成都研讨会
  • Synopsys推出高性能嵌入式视觉处理器IP
  • Ramon 公司采用CEVA DSP 核 设计空间应用抗核辐照高性能并行处理器
  • Synopsys推出高性能嵌入式视觉处理器IP
  • 新思科技Synopsys虚拟原型设计专著发行超3000本,读者覆盖超1000家公司


上海芯桥信息技术有限公司 SiT (Shanghai) Co., LTD
沪ICP备12038304号