+86 21 34616270
info@sitchip.com
徐汇区裕德路168号徐汇商务大厦619室
  • 关于芯桥
  • 新闻
  • 解决方案
  • 产品
    • Synopsys
      • Galaxy平台
      • Design Ware IP
      • Discovery平台
      • System-level Design & Analysis
    • CEVA
    • Arteris
    • VeriSilicon
    • Vivante
    • SILEXICA
  • 服务与培训
    • 专业服务
    • 培训安排
  • 合作伙伴
    • Synopsys
    • CEVA
    • Arteris
    • VeriSilicon
    • Vivante
    • SILEXICA
  • 人才招聘
  • 联系我们
  • About SIT

TeakLite Family

首页 产品 CEVA DSP Cores TeakLite Family

DSP Cores for Audio, Voice, and Baseband Applications

 

CEVA-TeakLite family use casesCEVA-TeakLite family use cases

Digital signal processing is a key technology that is powering many of today’s fastest growing electronics markets. CEVA is the world’s leading licensor of programmable DSP cores and Platforms and Solutions.

The CEVA-TeakLite Family of DSP cores is designed to address the needs of high volume, cost-sensitive markets, and has been adopted by over 75 licensees and shipped in more than 2 billion devices to-date. Founded on a classic memory-based Harvard architecture, with 16-bit or 32-bit data word-widths and single, dual or quad MACs, the CEVA-TeakLite family combines small die size, excellent code density, and high processing power.

Which CEVA-TeakLite DSP core is right for me?

CEVA-TeakLite-4

ceva-teaklite-4_logoTrue 32-bit DSP architecture framework ideal high-performance, low-power audio processing and voice processing applications.The high-performance, low-power, low-cost fully synthesizable native 32-bit CEVA-TeakLite-4 DSP architecture is ideal for the widest range of audio and voice processing applications. The CEVA-TeakLite-4 is fully compatible with its predecessors, including the widely adopted CEVA-TeakLite, CEVA-TeakLite-II, and CEVA-TeakLite-III DSP cores. This allows new designs to leverage existing applications and a large installed base of software; it also makes it easy for existing designs to be migrated to a higher performance core.

 

The CEVA-TeakLite-4 architecture is initially available as a series of four compatible DSP cores, offering designers a range of application-specific cost/performance alternatives to meet their application requirements.

 

Target applications for the CEVA-TeakLite-4 DSP cores are primarily audio and voice processing in mobile, home, and automotive products in chips ranging from the smallest, lowest-power audio CODECs, to application processors, to home audio, including digital televisions (DTVs), set-top boxes (STBs), game consoles, and more.

 

CEVA-TeakLite-III

CEVA-TeakLite-lllTrue 32-bit DSP ideal for high-end audio processing, voice processing and baseband applications.The high-performance, low-power, low-cost fully synthesizable dual-MAC native 32-bit CEVA-TeakLite-III DSP engine is ideal for high-end audio and voice and wireless baseband applications. The CEVA-TeakLite-III is fully compatible with its predecessors, including the widely adopted CEVA-TeakLite and CEVA-TeakLite-II DSP cores. This allows new designs to leverage existing applications and a large installed base of software; it also makes it easy for existing designs to be migrated to a higher performance core.

 

The CEVA-TeakLite-III DSP engine forms the basis of two implementations: the CEVA-TL3210 and CEVA-TL3211 DSP cores. The CEVA-TL3210 offers a wealth of high-end features including a configurable L1 program cache memory and support for industry-standard APB and AHB-Lite system busses. The CEVA-TL3211 offers configurable L1 program and data cache memories, support for high-speed AXI system busses, and an integrated Power Scaling Unit (PSU).

 

Target applications include HD audio, HD voice, 2G/2.5G/3G wireless baseband, VoIP, Power Line Communication (PLC), and other signal processing for home entertainment (DTV, STB, Blu-ray), mobile computing devices, wireless handsets, portable media players, hard disk drives, optical drives, and more.

 

CEVA-TeakLite-II

CEVA-TeakLite-llEnhancing its predecessor with larger memory, higher frequency, and more interfaces. The CEVA-TeakLite-II is a low-power, single MAC, 16-bit, fixed-point DSP core that has been specifically designed to be embedded in highly-integrated System-on-Chip (SoC) devices. It extends the CEVA-TeakLite’ feature set with larger program and data memory spaces, higher frequency, and standard memory interfaces.

 

The CEVA-TeakLite-II is binary compatible with its predecessor, the widely adopted CEVA-TeakLite DSP core. This allows new designs to leverage existing applications and a large installed base of software; it also makes it easy for existing designs to be migrated to a higher performance core.

 

The capabilities of the CEVA-TeakLite-II DSP core are augmented by the Xpert-TeakLite-II sub-system, which incorporates a variety of advanced features including on-chip instruction cache and data memories, a high- performance Direct Memory Access (DMA) controller, Buffered Time Division Multiplexing Ports (BTDMPs), standard AMBA bridges (AHB and APB), and other peripherals such as Timers, Host interface, and GPIO ports.

 

Target applications include audio, voice, 2G/2.5G wireless baseband, VoIP, Power Line Communication (PLC), and other signal processing for mobile computing devices, wireless handsets, portable media players, hard disk drives, optical drives, and more.

 

CEVA-TeakLite

CEVA-TeakLiteMost cost and power efficient DSP specifically designed to be embedded in highly-integrated SoCs. The CEVA-TeakLite is a low-power, single MAC, 16-bit, fixed-point DSP core that has been specifically designed to be embedded in highly-integrated System-on-Chip (SoC) devices.

 

Target applications include audio, voice, 2G/2.5G wireless baseband, VoIP, Power Line Communication (PLC), and other signal processing for mobile computing devices, wireless handsets, portable media players, hard disk drives, optical drives, and more.

 

Comparison between the CEVA-TeakLite family DSP cores:

 

 

 

CEVA-TeakLite Family ChartCEVA-TeakLite Family Chart

 

 

 

近期文章

  • Synopsys推进虚拟原型技术可支持系统和半导体供应链合作缔造下一代SoC
  • 展讯公司采用Synopsys的ZeBu Server硬件加速器作为其高级移动SoC的标准化开发平台
  • Socionext使用Synopsys TetraMAX II加快测试向量生成并降低测试成本
  • 2016 Synopsys SNUG China(上海站)五月隆重开幕【欢迎报名】
  • Silexica 诚邀您共同迎接多核技术挑战
  • Synopsys SIT Silicon to Software成都研讨会
  • Synopsys推出高性能嵌入式视觉处理器IP
  • Ramon 公司采用CEVA DSP 核 设计空间应用抗核辐照高性能并行处理器
  • Synopsys推出高性能嵌入式视觉处理器IP
  • 新思科技Synopsys虚拟原型设计专著发行超3000本,读者覆盖超1000家公司


上海芯桥信息技术有限公司 SiT (Shanghai) Co., LTD
沪ICP备12038304号